Integrated circuit with direct debugging architecture
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Feb 12, 2004
app pub date -
Mar 28, 2003
filing date -
Mar 29, 2002
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
An integrated circuit comprising a main section/processor and a subsection/subprocessor for debugging the main section is provided with hardware modules coupled via a subbus to said subprocessor and coupled to different parts of said main section, for debugging more directly. The hardware modules comprise a shiftregister coupled to a chain unit and a clock controller coupled to a clock generator for scanning purposes, a scan controller coupled to said chain unit for selection scanning options, a breakpoint controller coupled to said chain unit for interrupting said scanning, and/or a programmable register coupled to dedicated hardware for tracing purposes. An access module is coupled to an interface for communication with the outside world and is further coupled to an access memory. A subprocessor memory stores amendable/replacable software for controlling said subsection and said debugging as well as a transmission of debugging results via said access module to an external debugger.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully