Wire-bonded chip on board package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20030205793A1
SERIAL NO

10152770

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A wire-bonded chip on board package has a substrate including a first resin. A solder mask made of a second resin having a thermal expansion coefficient identical to that of the first resin of the substrate is disposed on the top surface of the substrate such that it has a smooth outer surface and some openings to expose the respective areas of the conductive patterns on the top surface. An IC chip with an inactive side thereof tightly attaches to the outer surface of the solder mask. Wire bonds electrically connect the contact pads formed on an active side of the IC chip to the conductive patterns of the top surface. A molding material encapsulates the chip, the wire bonds and the substrate top surface.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ULTRATERA CORPORATIONNO 2 LI-HSIN RD 3 SCIENCE-BASED INDUSTRIAL PARK HSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chih, Wan-Kuo Hsinchu, TW 10 45
Maa, Chong-Ren Taipei, TW 14 78
Shan, Wei-Heng Hsin Chu, TW 10 152
Tsai, Ming-Sung Keelung, TW 17 200

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation