Method and apparatus for balling and assembling ball grid array and chip scale array packages
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Jul 18, 2002
app pub date -
Apr 19, 2001
filing date -
Nov 5, 1999
priority date (Note) -
Abandoned
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Abstract
A method and apparatus are provided for attaching conductive materials to a substrate and for attaching a semiconductor chip to a substrate. A pallet is provided with pockets to hold the conductive materials, the substrate is placed over the pallet, and the semiconductor chip is placed over the substrate. The assembled semiconductor package is then placed in a heating oven or reflowed and the conductive materials and semiconductor chip are simultaneously attached to the substrate. Also provided is a stencil for varying the pockets into which the conductive materials are placed. In uses involving the stencil, a pallet with a full array of pockets is used and a stencil with holes corresponding to the desired pattern of application of the conductive materials is placed over the pallet. When the conductive materials are applied over the stencil, they fill only those pockets in the pallet that correspond to the desired pattern of application.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
DELAWARE CAPITAL FORMATION | 501 SILVERSIDE ROAD SUITE 5 WILMINGTON DE 19809 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Adriance, James H | US | 2 | 5 |
# of filed Patents : 2 Total Citations : 5 | |||
Gieskes, Koen | US | 3 | 12 |
# of filed Patents : 3 Total Citations : 12 | |||
Hessen, Willhelm Prinz von | US | 1 | 1 |
# of filed Patents : 1 Total Citations : 1 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 1 Citation Count
- B23K Class
- 4.54 % this patent is cited more than
- 23 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
