Method of forming solder bumps

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20020086512A1
SERIAL NO

09761926

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming solder bumps provides a wafer, which comprises a plurality of I/O pads, a passivation layer, an isolating metal layer and a UBM layer. A photoresis layer is formed on a location of forming solder sump on the UBM layer. A portion of the UBM layer that is situated outside the location of forming solder bump is removed. The underlying isolating metal layer is exposed. A thick photoresist layer is applied on the UBM layer and the isolating layer, wherein by exposing and photolithography methods to remove the thick photoresis layer, which is formed on the locations of forming solder bumps. A printing method is used to fill a solder paste into an opening of the photoresist later. A reflow process is carried out to reflow the solder paste. After the reflow process, the photoresist layer is removed, and finally the isolating metal layer is also removed. A wafer with solder bumps is thus formed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
APACK TECHNOLOGIES INC9F NO 68 SHIN-YI ST HSINCHU R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Min, Yih Muh Chiung-Lin Shiang, TW 1 2

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation