Voltage clamping circuit
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
May 2, 2002
app pub date -
Sep 12, 2001
filing date -
Sep 12, 2000
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A voltage clamping circuit includes a PIN diode with a first end connected to a signal line, a capacitor connected between ground and a second end of the PIN diode; and a reference voltage applied to a junction of the PIN diode and the capacitor. Dual arrangements of the clamping circuit may be used to limit a voltage on the signal line within a desired range. The voltage clamping circuit is effective for protecting RF power transistors from overdrive conditions while operating at frequencies above 300 MHz and power levels in excess of 50 watts. The voltage clamping circuit has minimal adverse impact on circuit operation and efficiency. Specific examples include a power oscillator providing over 170 RF watts at above 700 MHz with the voltage clamping circuit providing protection from destructive feedback.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully