CIRCUIT AND METHOD TO REDUCE RASTER MOIRE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20020047650A1
SERIAL NO

09149722

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A display raster cancellation system using a microprocessor and associated program is disclosed to control moir pattern appearance on the display's screen. The program of microprocessor (126) controls a signal that is applied to a moir circuit (130). Input to the microprocessor may be data obtain from the system's video input signal. A synch separator (120) may output horizontal pulses and vertical pulses obtained from the video signal. The following three functions may be performed on the video signal: interlace-progressive (I/P) discrimination (122), scan rate discrimination (124), and vertical resolution discrimination (125). The system may be used for standard television sets, digital television units, computer monitors or other raster display systems. The system may have the I/P, scan rate and vertical resolution input directly to the microprocessor (127) from an external video source via certain control signals.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MATSUSHITA ELECTRIC CORPORATION OF AMERICAONE PANASONIC WAY SECAUCUS NJ 07094

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
YUMOTO, HIDEKI CHULA VISTA, CA 6 115

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation