Method and component for forming an embedded resistor in a multi-layer printed circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20020021204A1
SERIAL NO

09804351

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Calculated Rating
US Family Size
Non-US Coverage

Abstract

See full text

A component for use in forming a multi-layer printed circuit comprised of a film substrate formed of a first polymeric material. At least one layer of a flash metal is applied to a first side of the film substrate, and at least one layer of copper is applied on the layer of flash metal. A discrete area of an organic molecular semiconductor material is disposed on a second side of the film substrate.

First Claim

See full text

Other Claims data not available

Family

PCTEP
+

Patent Owner(s)

Patent OwnerAddress
GA-TEK INC (DBA GOULD ELECTRONICS INC )34929 CURTIS BOULEVARD EASTLAKE OH 44095

International Classification(s)

loading....
  • 2001 Application Filing Year
  • H01C Class
  • 213 Applications Filed
  • 72 Patents Issued To-Date
  • 33.81 % Issued To-Date
Click to zoom InYear of Issuance% of Matters IssuedCumulative IssuancesYearly Issuances20012002200320042005200620072008200920100255075100

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Centanni, Michael A Parma, OH 98 1099
Kusner, Mark Gates Mills, OH 14 104
Pankow, Joel Mentor-on-the-Lake, OH 1 2

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 2 Citation Count
  • H01C Class
  • 5.56 % this patent is cited more than
  • 23 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges773295632101 - 1011 - 2021 - 3031 - 4041 - 5051 - 6091 - 10005101520253035404550556065707580

Forward Cite Landscape

Load Citation