High density interconnection test connector especially for verification of integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6861855
APP PUB NO 20010031575A1
SERIAL NO

09735684

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

This invention pertains to a high density interconnection test connector intended especially for verification of integrated circuits, including a plate supporting a multiplicity of conductive pins one of the ends of which forms a contact zone with the electronic circuit to be tested and the other end forms a contact zone with a connecting plate that has a connection means with the test equipment, with the conductive pins presenting a form that is capable of ensuring flexibility and including a longitudinal component, characterized in that the pins present a succession of at least three arc-shaped sections (4, 5, 6) in alternating directions extended on both sides by rectilinear segments that are mobile according to one degree of freedom in axial translation, with the pins being inserted in the front plates.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UPSYS PROBE TECHNOLOGY SAS A CORPORATION OF FRANCE283 BOULEVARD JOHN KENNEDY F-91100 CORBEIL ESSONNES

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
George, Isabelle Paris, FR 2 52
Jurine, Jean-Michel Nainville, FR 1 1

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation