Low power and area clock monitoring circuit using a capacitor and constant current sink
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Apr 1, 2025
Grant Date -
Oct 10, 2024
app pub date -
Apr 4, 2023
filing date -
Apr 4, 2023
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Circuitry and a method of operating a clock monitoring circuit for monitoring a clock signal is disclosed. The method comprises charging a first capacitor connected to a connection between a first pair of transistors and a voltage reference, charging a second capacitor connected to a connection between a second pair of transistors and to the voltage reference, sinking a current from the first and second pair of transistors with a constant current sink, and asserting a clock slow detect (CSD) signal when a voltage at the constant current sink drops below a threshold indicating durations of phases of the clock signal lengthen.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully