Three-bit-per-cell programming using a four-bit-per-cell programming algorithm
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Mar 18, 2025
Grant Date -
Dec 21, 2023
app pub date -
Jun 21, 2022
filing date -
Jun 21, 2022
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An apparatus is provided that includes a plurality of memory cells, logic circuits coupled to the memory cells and configured to store 4-bit data in each of the memory cells, and a control circuit coupled to the memory cells and the logic circuits. The control circuit configured to cause the logic circuits to store 3-bit data in each of the memory cells.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully