Gating of a mesh clock signal in a processor
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Mar 18, 2025
Grant Date -
Mar 23, 2023
app pub date -
Sep 23, 2021
filing date -
Sep 23, 2021
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
In an embodiment, a processor may include a mesh network and a clock regulation circuit. The mesh network may include multiple mesh stops to operate based on a mesh clock signal. Each mesh stop may include a bandwidth counter to transmit a bandwidth count in response to a pulse of a synchronization signal. The clock regulation circuit may be to: receive a plurality of bandwidth counts from the plurality of mesh stops; aggregate the plurality of bandwidth counts to obtain an aggregated bandwidth value; determine a cycle stealing value based at least on a comparison of the aggregated bandwidth value to at least one threshold value; and gate the mesh clock signal based on the determined cycle stealing value. Other embodiments are described and claimed.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully