Hybrid analog/digital circuit for solving nonlinear programming problems
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Mar 4, 2025
Grant Date -
Feb 15, 2024
app pub date -
Jan 29, 2022
filing date -
Jan 29, 2022
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Abstract
A hybrid analog-digital electronic circuit for solving non-linear programming problems includes an analog circuit and a digital microcontroller interconnected to each other by an analog-to-digital converter (ADC) and a digital-to-analog converter (DAC). The analog circuit physically realizes a nonlinear programming problem (NLP) where voltages in the analog circuit represent variables in the NLP, and the interconnection of the analog circuit components enforce Karush-Kuhn-Tucker (KKT) conditions on the variables, such that the voltages in the analog circuit that represent the variables of the NLP naturally converge to an optimal and feasible solution of the NLP. The digital microcontroller sets the voltages in the analog circuit at particular nodes in the analog circuit through the DAC, where the voltages set at the particular nodes determine a precise cost function to be minimized by the analog circuit, where the voltages set at the particular nodes are computed by the digital microcontroller based on measurements obtained from the analog circuit through the ADC.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
- THE BOARD OF TRUSTEES OF THE LELAND STANFORD JUNIOR UNIVERSITY
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Poon, Jason | Palo Alto, US | 1 | 0 |
# of filed Patents : 1 Total Citations : 0 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 0 Citation Count
- H03M Class
- 0 % this patent is cited more than
- < 1 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Sep 4, 2028 |
7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Sep 4, 2032 |
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Sep 4, 2036 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 3.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
Date | Code | Event | Description |
---|---|---|---|
May 21, 2024 | P | Publication | |
May 01, 2024 | STCF | INFORMATION ON STATUS: PATENT GRANT | free format text: PATENTED CASE |
Apr 16, 2024 | STPP | INFORMATION ON STATUS: PATENT APPLICATION AND GRANTING PROCEDURE IN GENERAL | free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
Feb 05, 2024 | STPP | INFORMATION ON STATUS: PATENT APPLICATION AND GRANTING PROCEDURE IN GENERAL | free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
Oct 25, 2023 | STPP | INFORMATION ON STATUS: PATENT APPLICATION AND GRANTING PROCEDURE IN GENERAL | free format text: NON FINAL ACTION MAILED |
Sep 02, 2021 | P | Published | |
Aug 23, 2021 | STPP | INFORMATION ON STATUS: PATENT APPLICATION AND GRANTING PROCEDURE IN GENERAL | free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
May 18, 2021 | F | Filing | |
May 18, 2021 | AS | ASSIGNMENT | free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BANJU, MASARU;KONDO, TAKASHI;YOKOTA, SHUSUKE;SIGNING DATES FROM 20210420 TO 20210511;REEL/FRAME:056271/0290 Owner name: MURATA MANUFACTURING CO., LTD., JAPAN |
May 18, 2021 | FEPP | FEE PAYMENT PROCEDURE | free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
Jan 07, 2019 | PD | Priority Date |

Matter Detail

Renewals Detail
