Oversampled analog to digital converter
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Feb 18, 2025
Grant Date -
Oct 5, 2023
app pub date -
Jul 27, 2022
filing date -
Jul 27, 2022
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An ADC includes a comparator to provide a comparator output responsive to an input voltage of the ADC and a DAC output voltage; a SAR circuit including a SAR that stores an n-bit digital code that is initialized at a beginning of a conversion phase of the ADC, where the SAR circuit is to update the digital code responsive to the comparator output, where an ADC output is responsive to the digital code at an end of the conversion phase; and a DAC to provide the DAC output voltage responsive to the digital code and a reference voltage. The DAC includes an m-bit CDAC and an (n−m)-bit RDAC to provide an intermediate voltage responsive to the n−m least-significant bits of the digital code and the reference voltage. The CDAC provides the DAC output voltage responsive to the m most-significant bits of the digital code, the intermediate voltage, and reference voltage.
First Claim
Other Claims data not available
Family
International Classification(s)
- 2022 Application Filing Year
- H03M Class
- 1388 Applications Filed
- 948 Patents Issued To-Date
- 68.30 % Issued To-Date
Cited Art Landscape
Patent Citation Ranking
- 0 Citation Count
- H03M Class
- 0 % this patent is cited more than
- < 1 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Aug 18, 2028 |
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Aug 18, 2032 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Aug 18, 2036 |