Error detection, prediction and handling techniques for system-in-package memory architectures
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Feb 4, 2025
Grant Date -
Jan 18, 2024
app pub date -
Nov 4, 2020
filing date -
Nov 4, 2020
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A system-in-package including a logic die and one or more memory dice can include a reliability availability serviceability (RAS) memory management unit (MMU) for memory error detection, memory error prediction and memory error handling. The RAS MMU can receive memory health information, on-die memory error information, system error information and read address information for the one or more memory dice. The RAS MMU can manage the memory blocks of the one or more memory dice based on the memory health information, on-die memory error type, system error type and read address. The RAS MMU can also further manage the memory blocks based on received on-die memory temperature information and or system temperature information.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully