Power efficient circuits and methods for phase alignment

Number of patents in Portfolio can not be more than 2000

United States of America

PATENT NO 12212646
APP PUB NO 20230144225A1
SERIAL NO

17974970

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A timing-calibration circuit uses an active phase interpolator to calibrate clock delays through a number of passive fractional delay elements. The timing-calibration circuit minimizes system-wide power consumption by limiting the number and usage of active phase interpolators for delay adjustment in favor of the passive fractional delay elements.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RAMBUS INC4453 NORTH FIRST STREET SUITE 100 SAN JOSE CA 95134

International Classification(s)

loading....
  • 2022 Application Filing Year
  • H03L Class
  • 440 Applications Filed
  • 300 Patents Issued To-Date
  • 68.19 % Issued To-Date
Click to zoom InYear of Issuance% of Matters IssuedCumulative IssuancesYearly Issuances20222023202420250255075100

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kasibhatla, Pavan Kumar Bengaluru, IN 13 74
Mishra, Jitendra Bangalore, IN 2 0

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 0 Citation Count
  • H03L Class
  • 0 % this patent is cited more than
  • < 1 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges44800255075100125150175200225250275300325350375400425450475

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Jul 28, 2028
7.5 Year Payment $3600.00 $1800.00 $900.00 Jul 28, 2032
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jul 28, 2036