Reset synchronizing circuit and glitchless clock buffer circuit for preventing start-up failure, and IQ divider circuit
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Jan 28, 2025
Grant Date -
Dec 28, 2023
app pub date -
Sep 7, 2023
filing date -
Sep 7, 2023
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A clock frequency divider circuit and a receiver are provided. The clock frequency divider circuit includes a reset retimer circuit configured to receive a reset signal and a clock signal, output a reset buffer signal of a differential signal pair obtained by buffering the reset signal, and output a reset synchronization signal obtained by synchronizing the reset signal with the clock signal, a clock buffer circuit configured to receive the clock signal and the reset synchronization signal and output a clock buffer signal of a differential signal pair obtained by buffering the clock signal, and an IQ divider circuit configured to output first through fourth output signals having different phases based on the reset buffer signal and the clock buffer signal.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully