Time signal processor based on multiplying phase interpolation circuit

Number of patents in Portfolio can not be more than 2000

United States of America

PATENT NO 12176915
SERIAL NO

18741910

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A time signal processor based on multiplying phase interpolation circuit is provided. The time signal processor includes a time signal processing circuit, a calibration circuit and a digital logic circuit, and realizes a time input signal-digital output signal conversion process. The time signal processing circuit quantizes an input time signal to obtain a series of digital code output; feedback compensation is carried out on the time signal processing circuit through the calibration circuit; and finally, the digital logic circuit completes final digital output.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BEIJING UNIVERSITY OF TECHNOLOGY100024 NO 100 PINGLEYUAN CHAOYANG DISTRICT BEIJING BEIJING CITY BEIJING CITY 100024

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Zhijie Beijing, CN 46 109
Wan, Peiyuan Beijing, CN 1 0
Zhang, Xiaoyu Beijing, CN 147 948

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 0 Citation Count
  • H03K Class
  • 0 % this patent is cited more than
  • 1 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges278313201 - 10020040060080010001200140016001800200022002400260028003000

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Jun 24, 2028
7.5 Year Payment $3600.00 $1800.00 $900.00 Jun 24, 2032
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jun 24, 2036