Capacitor-less linear low drop out voltage regulating system and method with enhanced PSR, line-transient and load-transient responses
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Dec 24, 2024
Grant Date -
N/A
app pub date -
May 9, 2024
filing date -
May 9, 2024
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A capacitor-less linear Low Drop Out (LDO) Voltage Regulating (VR) system and method with enhanced Power Supply Rejection (PSR), line transient response, and load transient response is disclosed. The system includes a current-summing amplifier to refine input voltage and error signals from an error amplifier circuit, improving regulation accuracy. Further, the system includes a Dynamic Current Bleeder (DCB) circuit to manage current flow, optimizing efficiency. Furthermore, a strategically placed compensation capacitor ensures stable voltage delivery despite load or input changes. To further enhance performance, a boost and reduce amplifier circuit continuously monitors and adjusts current of the error amplifier circuit, minimizing output voltage variations. The system effectively manages applications demanding highly regulated and stable voltage supplies.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully