Systems and methods for controlling power management operations in a memory device
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Dec 10, 2024
Grant Date -
Nov 30, 2023
app pub date -
Aug 9, 2023
filing date -
Aug 9, 2023
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Abstract
Systems and methods are provided for controlling a wake-up operation of a memory circuit. The memory circuit may include a memory array with a plurality of memory cells, first logic circuitry, first switching circuitry, first latch circuitry, and second switching circuitry. The first logic circuitry may be configured to generate a first bit line pre-charge signal for a first memory cell of the plurality of memory cells, where the first bit line pre-charge signal is generated in response to a sleep signal. The first switching circuitry may be configured to provide power to one or more bit line of the first memory cell in response to the first bit line pre-charge signal. The first latch circuit may receive the sleep signal and the first bit line pre-charge signal and generate a delayed sleep signal. The second logic circuitry may be configured to generate a second bit line pre-charge signal for a second memory cell of the plurality of memory cells, where the second bit line pre-charge signal is generated in response to the delayed sleep signal. The second switching circuitry may be configured to provide power to one or more bit line of the second memory cell in response to the second bit line pre-charge signal.
First Claim
all claims..Other Claims data not available
Family
Country | kind | publication No. | Filing Date | Type | Sub-Type |
---|
- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
- TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Jain, Sanjeev Kumar | Ottawa, CA | 64 | 167 |
# of filed Patents : 64 Total Citations : 167 | |||
Katoch, Atul | Kanata, CA | 106 | 412 |
# of filed Patents : 106 Total Citations : 412 | |||
Singh, Sahil Preet | Amritsar, IN | 41 | 76 |
# of filed Patents : 41 Total Citations : 76 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 0 Citation Count
- G11C Class
- 0 % this patent is cited more than
- 1 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Jun 10, 2028 |
7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Jun 10, 2032 |
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Jun 10, 2036 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 3.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
