Memory device and operation method thereof
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Nov 26, 2024
Grant Date -
Feb 29, 2024
app pub date -
Oct 24, 2023
filing date -
Oct 24, 2023
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A memory device may include a first data line driver circuit that generates a first reference voltage set based on a first code and a second code associated with a first data line, and determines bit values of the first input data received through the first data line, based on the first reference voltage set. A second data line driver circuit may similarly generate a second reference voltage set. The reference voltages may have levels based on a decision feedback equalization (DFE) technique to reduce bit errors otherwise caused by inter symbol interference.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully