Oscillation system including frequency-locked loop logic circuit and operating method thereof
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 23, 2024
Grant Date -
Jan 12, 2023
app pub date -
Jul 8, 2022
filing date -
Jul 8, 2022
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A frequency-locked loop (FLL) logic circuit, including a validity signal generator configured to receive an external clock signal and determine whether a glitch occurs in the external clock signal; a clock divider configured to generate a reference frequency clock signal based on the external clock signal and a determination result of the validity signal generator; a synchronizer configured to synchronize a phase of an oscillator clock signal with a phase of the reference frequency clock signal; a clock counter configured to count a number of pulses of the oscillator clock signal during a reference time; and a code limiter configured to determine a range of a frequency selection value for calibrating an operating frequency of the oscillator clock signal based on the counted number of pulses.
First Claim
Other Claims data not available
Family
International Classification(s)
- 2022 Application Filing Year
- H03L Class
- 440 Applications Filed
- 300 Patents Issued To-Date
- 68.19 % Issued To-Date
Cited Art Landscape
Patent Citation Ranking
- 0 Citation Count
- H03L Class
- 0 % this patent is cited more than
- 1 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Oct 23, 2027 |
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Oct 23, 2031 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Oct 23, 2035 |
