Efficient logic blocks architectures for dense mapping of multipliers
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 26, 2023
Grant Date -
Jul 1, 2021
app pub date -
Dec 27, 2019
filing date -
Dec 27, 2019
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An integrated circuit includes a logic block configured to perform multiplication operations. The logic block includes a plurality of lookup tables configured to receive a plurality of inputs and generate a first plurality of outputs. Additionally, the logic block includes adding circuitry configured to receive the first plurality of outputs and generate a second plurality of outputs. Furthermore, the logic block includes circuitry configured to receive a portion of the plurality of inputs, determine one or more partial products, and generate a third plurality of outputs.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully