Yosuke Yamahara
Inventor
Stats
- 1 US patents issued
- 3 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 1 US Patents Issued
- 3 US Applications Filed
- 9 Total Citation Count
- Mar 11, 2022 Most Recent Filing
- Sep 19, 2011 Earliest Filing
Work History
| Patent Owner | Applications Filed | Year |
|---|---|---|
| KABUSHIKI KAISHA TOSHIBA | 2
| 2011
|
Inventor Addresses
| Address | Duration |
|---|---|
| Kawasaki Kanagawa, JP | Mar 21, 19 - Jun 16, 20 |
| Kawasaki, JP | Mar 23, 23 - Jul 16, 24 |
| Tokyo, JP | Jul 26, 12 - Nov 12, 13 |
Technology Profile
| Technology | Matters | |
|---|---|---|
| G06F: | ELECTRIC DIGITAL DATA PROCESSING | 2 |
| G11C: | STATIC STORES | 2 |
| H03F: | AMPLIFIERS | 1 |
Patents / Publication
| Patents / Publication # | Year of Publication / Issued | Title | Citations |
|---|---|---|---|
| 12038864 | 2024 | Signal processing circuit and reception device | 0 |
| 2023/0087,104 | 2023 | SIGNAL PROCESSING CIRCUIT AND RECEPTION DEVICE | 0 |
| 10684672 | 2020 | Selection of a low power consumption mode in a memory system based on information on a data transfer state | 1 |
| 2019/0086,995 | 2019 | MEMORY SYSTEM, METHOD OF CONTROLLING MEMORY SYSTEM, AND CONTROLLER CIRCUIT | 2 |
| 8582376 | 2013 | Timing adjustment circuit for a memory interface and method of adjusting timing for memory interface | 0 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.