I-Hsieh Wong
Inventor
Stats
- 3 US patents issued
- 38 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 3 US Patents Issued
- 38 US Applications Filed
- 106 Total Citation Count
- Jul 31, 2024 Most Recent Filing
- Jul 29, 2014 Earliest Filing
Work History
| Patent Owner | Applications Filed | Year |
|---|---|---|
| NATIONALTAIWAN UNIVERSITY | 1
| 2016
|
| TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. | 2
2 3 | 2014
2015 2016 |
| NATIONAL TAIWAN UNIVERSITY | 2
2 2 | 2014
2015 2016 |
Inventor Addresses
| Address | Duration |
|---|---|
| Hsinchu, TW | Apr 02, 20 - Feb 25, 25 |
| Kaohsiung City, TW | Feb 04, 16 - Aug 10, 23 |
| Kaohsiung, TW | Dec 15, 16 - Oct 17, 23 |
Technology Profile
| Technology | Matters | |
|---|---|---|
| B82Y: | SPECIFIC USES OR APPLICATIONS OF NANO-STRUCTURES; MEASUREMENT OR ANALYSIS OF NANO-STRUCTURES; MANUFACTURE OR TREATMENT OF NANO-STRUCTURES | 1 |
| H01L: | SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR | 38 |
| H10B: | 1 | |
Patents / Publication
| Patents / Publication # | Year of Publication / Issued | Title | Citations |
|---|---|---|---|
| 12237232 | 2025 | Methods for forming source/drain features | 0 |
| 2024/0395,936 | 2024 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | 0 |
| 2024/0379,455 | 2024 | Methods For Forming Source/Drain Features | 0 |
| 2024/0266,416 | 2024 | NANO-FET SEMICONDUCTOR DEVICE AND METHOD OF FORMING | 0 |
| 2024/0250,155 | 2024 | METHODS OF FORMING SEMICONDUCTOR DEVICES | 0 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.