Ronnie Vasishta
Inventor
Stats
- 3 US patents issued
- 4 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 3 US Patents Issued
- 4 US Applications Filed
- 317 Total Citation Count
- May 22, 2015 Most Recent Filing
- Sep 16, 2002 Earliest Filing
Work History
Patent Owner | Applications Filed | Year |
---|---|---|
EASIC CORPORATION | 1
2 1 | 2002
2008 2015 |
BELL SEMICONDUCTOR, LLC | 2
| 2003
|
Inventor Addresses
Address | Duration |
---|---|
Mountain View, CA | Nov 23, 04 - Nov 23, 04 |
Mountain View, CA, US | Dec 25, 12 - May 05, 16 |
Mt. View, CA | Aug 29, 06 - Aug 29, 06 |
Mt. View, CA, US | Jun 23, 05 - Jun 23, 05 |
Technology Profile
Technology | Matters | |
---|---|---|
G00F: | 1 | |
G06F: | ELECTRIC DIGITAL DATA PROCESSING | 2 |
H01L: | SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR | 2 |
Patents / Publication
Patents / Publication # | Year of Publication / Issued | Title | Citations |
---|---|---|---|
2016/0124,899 | 2016 | MULTI-CHIP PACKAGED FUNCTION INCLUDING A PROGRAMMABLE DEVICE AND A FIXED FUNCTION DIE AND USE FOR APPLICATION ACCELERATION | 7 |
8339844 | 2012 | Programmable vias for structured ASICs | 2 |
2008/0224,260 | 2008 | Programmable Vias for Structured ASICs | 247 |
7098528 | 2006 | Embedded redistribution interposer for footprint compatible chip package conversion | 11 |
2005/0133,935 | 2005 | Embedded redistribution interposer for footprint compatible chip package conversion | 5 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.