Nan-Hsiung Tsai
Inventor
Stats
- 11 US patents issued
- 13 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 11 US Patents Issued
- 13 US Applications Filed
- 151 Total Citation Count
- Sep 27, 2006 Most Recent Filing
- Oct 19, 1981 Earliest Filing
Work History
| Patent Owner | Applications Filed | Year |
|---|---|---|
| INTEL CORPORATION | 1
| 1981
|
| PROMOS TECHNOLOGIES INC. | 2
1 1 1 1 | 1988
1989 1990 1996 1998 |
| GRACE SEMICONDUCTOR MANUFACTURING CORPORATION | 3
| 2006
|
| CHANG LIAO HOLDINGS, LLC | 1
1 | 1996
1997 |
Inventor Addresses
| Address | Duration |
|---|---|
| Cupertino, CA | Mar 20, 90 - Jan 28, 92 |
| Fremont, CA | May 08, 84 - May 08, 84 |
| Hsinchu, TW | Oct 21, 97 - Oct 11, 01 |
| Shanghai, CN | Oct 16, 07 - May 13, 08 |
Technology Profile
| Technology | Matters | |
|---|---|---|
| H01C: | RESISTORS | 2 |
| H01L: | SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR | 12 |
Patents / Publication
| Patents / Publication # | Year of Publication / Issued | Title | Citations |
|---|---|---|---|
| 7371664 | 2008 | Process for wafer thinning | 0 |
| 2008/0014,696 | 2008 | Trench capacitor and method of manufacturing the same | 2 |
| 7282417 | 2007 | Ion doping method to form source and drain | 0 |
| 2001/0028,075 | 2001 | High density memory structure | 7 |
| 6271556 | 2001 | High density memory structure | 1 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.