Roy Edwin Scheuerlein
Inventor
Stats
- 24 US patents issued
- 24 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 24 US Patents Issued
- 24 US Applications Filed
- 2351 Total Citation Count
- Mar 28, 2014 Most Recent Filing
- Mar 18, 1996 Earliest Filing
Work History
Patent Owner | Applications Filed | Year |
---|---|---|
INFINEON TECHNOLOGIES AG | 2
| 2002
|
SANDISK TECHNOLOGIES LLC | 2
2 1 | 2011
2013 2014 |
INTERNATIONAL BUSINESS MACHINES CORPORATION | 2
1 6 1 2 | 1998
1999 2000 2001 2002 |
GLOBALFOUNDRIES INC. | 1
3 2 1 1 2 2 | 1996
1997 1998 2000 2001 2003 2004 |
Inventor Addresses
Address | Duration |
---|---|
22145 Orchard Ct., Cupertino, CA 95014 | Jun 05, 01 - Jun 05, 01 |
Cupertino, CA | Jun 17, 97 - Dec 13, 05 |
Cupertino, CA, US | Jun 17, 04 - Jan 26, 16 |
Technology Profile
Technology | Matters | |
---|---|---|
G06F: | ELECTRIC DIGITAL DATA PROCESSING | 1 |
G11C: | STATIC STORES | 19 |
H01L: | SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR | 5 |
Patents / Publication
Patents / Publication # | Year of Publication / Issued | Title | Citations |
---|---|---|---|
9245629 | 2016 | Method for non-volatile memory having 3D array of read/write elements with efficient decoding of vertical bit lines and word lines | 6 |
9123392 | 2015 | Non-volatile 3D memory with cell-selectable word line decoding | 6 |
2014/0043,911 | 2014 | Method For Non-Volatile Memory Having 3D Array of Read/Write Elements with Efficient Decoding of Vertical Bit Lines and Word Lines | 36 |
8547720 | 2013 | Non-volatile memory having 3D array of read/write elements with efficient decoding of vertical bit lines and word lines | 34 |
2011/0299,314 | 2011 | Non-Volatile Memory Having 3d Array of Read/Write Elements with Efficient Decoding of Vertical Bit Lines and Word Lines | 51 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.