Kedar Rajpathak
Inventor
Stats
- 0 US patents issued
- 8 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 0 US Patents Issued
- 8 US Applications Filed
- 4 Total Citation Count
- Apr 4, 2023 Most Recent Filing
- Mar 6, 2019 Earliest Filing
Work History
No Work History Available.Inventor Addresses
Address | Duration |
---|---|
Bangalore, IN | Sep 10, 20 - Sep 10, 20 |
Bengaluru, IN | Dec 29, 22 - Sep 03, 24 |
Santa Clara, CA, US | Oct 10, 24 - Apr 01, 25 |
Technology Profile
Technology | Matters | |
---|---|---|
G01R: | MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES | 4 |
G05B: | CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS | 1 |
G06F: | ELECTRIC DIGITAL DATA PROCESSING | 6 |
Patents / Publication
Patents / Publication # | Year of Publication / Issued | Title | Citations |
---|---|---|---|
12265416 | 2025 | Low power and area clock monitoring circuit using a capacitor and constant current sink | 0 |
2024/0340,157 | 2024 | LOW POWER AND AREA CLOCK MONITORING CIRCUIT USING RING DELAY ARRANGEMENT FOR CLOCK SIGNAL HAVING PHASE-TO-PHASE VARIATION | 0 |
2024/0337,690 | 2024 | LOW POWER AND AREA CLOCK MONITORING CIRCUIT USING RING DELAY ARRANGEMENT | 0 |
2024/0338,051 | 2024 | LOW POWER AND AREA CLOCK MONITORING CIRCUIT USING A CAPACITOR AND CONSTANT CURRENT SINK | 0 |
12079028 | 2024 | Fast clock detection | 0 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.