Tomas O'Sullivan
Inventor
Stats
- 2 US patents issued
- 8 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 2 US Patents Issued
- 8 US Applications Filed
- 26 Total Citation Count
- Jul 25, 2024 Most Recent Filing
- Nov 22, 2010 Earliest Filing
Work History
Patent Owner | Applications Filed | Year |
---|---|---|
QUALCOMM INCORPORATED | 2
| 2013
|
MAXLINEAR, INC. | 2
| 2010
|
Inventor Addresses
Address | Duration |
---|---|
Burlingame, CA, US | Jul 03, 14 - Nov 18, 14 |
San Diego, CA, US | Nov 24, 11 - May 14, 24 |
San Mateo, CA, US | Jan 30, 25 - Jan 30, 25 |
Technology Profile
Technology | Matters | |
---|---|---|
G04F: | TIME-INTERVAL MEASURING | 1 |
H02M: | APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF | 1 |
H03B: | GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS | 3 |
Patents / Publication
Patents / Publication # | Year of Publication / Issued | Title | Citations |
---|---|---|---|
2025/0038,752 | 2025 | CALIBRATION FOR A RECEIVER BY USING NEIGHBORING RECEIVE PATHS | 0 |
11984900 | 2024 | Tuning voltage tracker for receive/transmit phase-locked loop (PLL) fast switching | 0 |
2024/0106,442 | 2024 | TUNING VOLTAGE TRACKER FOR RECEIVE/TRANSMIT PHASE-LOCKED LOOP (PLL) FAST SWITCHING | 0 |
2024/0097,689 | 2024 | SYNCHRONIZING MULTIPLE PHASE-LOCKED LOOP CIRCUITS | 0 |
11632230 | 2023 | Low power digital-to-time converter (DTC) linearization | 2 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.