Virgile Javerliac
Inventor
Stats
- 19 US patents issued
- 23 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 19 US Patents Issued
- 23 US Applications Filed
- 255 Total Citation Count
- Dec 1, 2015 Most Recent Filing
- Jul 26, 2006 Earliest Filing
Work History
| Patent Owner | Applications Filed | Year |
|---|---|---|
| COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES | 2
4 4 5 | 2006
2009 2014 2015 |
| CROCUS TECHNOLOGY SA | 2
10 4 | 2007
2009 2010 |
| ARM LIMITED | 2
1 1 2 | 2011
2012 2013 2014 |
| CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE | 2
3 4 5 | 2008
2009 2014 2015 |
| CROCUS TECHNOLOGY INC. | 2
| 2012
|
Inventor Addresses
| Address | Duration |
|---|---|
| Fontaine, FR | May 28, 09 - May 17, 11 |
| Grenoble, FR | May 06, 10 - May 28, 19 |
| St Prim, FR | Sep 25, 08 - May 19, 11 |
| St. Prim, FR | Sep 15, 11 - Jan 01, 13 |
| Sunnyvale, CA | Apr 10, 08 - Apr 10, 08 |
| Sunnyvale, CA, US | Apr 14, 09 - May 01, 12 |
Technology Profile
| Technology | Matters | |
|---|---|---|
| G06F: | ELECTRIC DIGITAL DATA PROCESSING | 2 |
| G11B: | INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER | 1 |
| G11C: | STATIC STORES | 17 |
Patents / Publication
| Patents / Publication # | Year of Publication / Issued | Title | Citations |
|---|---|---|---|
| 10304529 | 2019 | Reading circuit for resistive memory | 0 |
| 9653135 | 2017 | Multi-port non-volatile memory | 1 |
| 2017/0131,910 | 2017 | REGISTER HAVING NON-VOLATILE MEMORY FOR BACKING UP AND RESTORING VOLATILE MEMORY | 3 |
| 9640257 | 2017 | Method and circuit for programming non-volatile memory cells of a volatile/non-volatile memory array | 2 |
| 9620212 | 2017 | Memory provided with associated volatile and non-volatile memory cells | 0 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.