Niranjani Mayankkumar Hareshbhai
Inventor
Stats
- 0 US patents issued
- 7 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 0 US Patents Issued
- 7 US Applications Filed
- 5 Total Citation Count
- Jun 9, 2023 Most Recent Filing
- Mar 24, 2021 Earliest Filing
Work History
No Work History Available.Inventor Addresses
Address | Duration |
---|---|
Lathi, IN | Sep 29, 22 - Dec 12, 24 |
Technology Profile
Technology | Matters | |
---|---|---|
G01R: | MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES | 3 |
G05F: | SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES | 3 |
H01L: | SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR | 1 |
Patents / Publication
Patents / Publication # | Year of Publication / Issued | Title | Citations |
---|---|---|---|
2024/0413,742 | 2024 | SUPPLY SEQUENCE INDEPENDENT HIGH-VOLTAGE TOLERANT REGULATOR DISABLE CIRCUIT | 0 |
2024/0405,538 | 2024 | INTEGRATED CIRCUIT WITH SUPPLY VOLTAGE DETECTOR | 0 |
2024/0264,229 | 2024 | PORs TESTING IN MULTIPLE POWER DOMAIN DEVICES | 0 |
11983025 | 2024 | Reset and safe state logic generation in dual power flow devices | 0 |
2023/0168,699 | 2023 | RESET AND SAFE STATE LOGIC GENERATION IN DUAL POWER FLOW DEVICES | 1 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.