David Esseni
Inventor
Stats
- 2 US patents issued
- 3 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 2 US Patents Issued
- 3 US Applications Filed
- 109 Total Citation Count
- Feb 23, 2015 Most Recent Filing
- Oct 8, 1998 Earliest Filing
Work History
| Patent Owner | Applications Filed | Year |
|---|---|---|
| UNIVERSITY OF NOTRE DAME DU LAC | 1
| 2015
|
| MICRON TECHNOLOGY, INC. | 1
2 | 1998
2001 |
Inventor Addresses
| Address | Duration |
|---|---|
| Monterenzio, IT | Jan 09, 01 - May 11, 04 |
| Udine, IT | Apr 06, 17 - Apr 06, 17 |
Technology Profile
| Technology | Matters | |
|---|---|---|
| G11C: | STATIC STORES | 2 |
| H01L: | SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR | 2 |
Patents / Publication
| Patents / Publication # | Year of Publication / Issued | Title | Citations |
|---|---|---|---|
| 2017/0098,716 | 2017 | TWO-DIMENSIONAL HETEROJUNCTION INTERLAYER TUNNELING FIELD EFFECT TRANSISTORS | 18 |
| 6734490 | 2004 | Nonvolatile memory cell with high programming efficiency | 34 |
| 2002/0033,499 | 2002 | Nonvolatile memory cell with high programming efficiency | 13 |
| 6172908 | 2001 | Controlled hot-electron writing method for non-volatile memory cells | 26 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.