Aravind Dasu
Inventor
Stats
- 3 US patents issued
- 25 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 3 US Patents Issued
- 25 US Applications Filed
- 246 Total Citation Count
- Jun 27, 2024 Most Recent Filing
- Jun 22, 2009 Earliest Filing
Work History
| Patent Owner | Applications Filed | Year |
|---|---|---|
| UTAH STATE UNIVERSITY RESEARCH FOUNDATION | 2
1 2 4 | 2009
2010 2011 2012 |
Inventor Addresses
| Address | Duration |
|---|---|
| Herndon, VA, US | Apr 03, 14 - Sep 09, 14 |
| Milpitas, CA, US | Mar 29, 18 - Mar 18, 25 |
| Providence, UT, US | Dec 24, 09 - Apr 29, 14 |
Technology Profile
| Technology | Matters | |
|---|---|---|
| F28D: | HEAT-EXCHANGE APPARATUS, NOT PROVIDED FOR IN ANOTHER SUBCLASS, IN WHICH THE HEAT-EXCHANGE MEDIA DO NOT COME INTO DIRECT CONTACT | 1 |
| G05D: | SYSTEMS FOR CONTROLLING OR REGULATING NON-ELECTRIC VARIABLES | 1 |
| G05F: | SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES | 2 |
Patents / Publication
| Patents / Publication # | Year of Publication / Issued | Title | Citations |
|---|---|---|---|
| 12255648 | 2025 | Circuit systems and methods for reducing power supply voltage droop | 0 |
| 12253870 | 2025 | Voltage regulator circuit systems and methods | 0 |
| 2024/0347,514 | 2024 | STACKED DIE NETWORK INTERFACE CONTROLLER CIRCUITRY | 0 |
| 12046578 | 2024 | Stacked die network interface controller circuitry | 0 |
| 2024/0145,395 | 2024 | INTERCONNECT ARCHITECTURE WITH SILICON INTERPOSER AND EMIB | 0 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.