Sean Coleman
Inventor
Stats
- 1 US patents issued
- 14 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 1 US Patents Issued
- 14 US Applications Filed
- 59 Total Citation Count
- Oct 4, 2024 Most Recent Filing
- Oct 16, 2003 Earliest Filing
Work History
| Patent Owner | Applications Filed | Year |
|---|---|---|
| FAST INDUSTRIES, LTD. | 1
| 2003
|
| ORANGESLYCE LLC | 1
| 2010
|
| BANK OF AMERICA, N.A. | 1
| 2014
|
Inventor Addresses
| Address | Duration |
|---|---|
| US | May 17, 12 - May 17, 12 |
| 547 Lexington Ave. | Jun 01, 10 - Jun 01, 10 |
| Folsom, CA, US | May 05, 22 - Mar 27, 25 |
| Lees Summit, MO | Jul 22, 04 - Jul 22, 04 |
| Melbourne, AU | Mar 05, 15 - Mar 05, 15 |
| Walpole, MA, US | Dec 17, 20 - Dec 26, 23 |
Technology Profile
| Technology | Matters | |
|---|---|---|
| F41B: | WEAPONS FOR PROJECTING MISSILES WITHOUT USE OF EXPLOSIVE OR COMBUSTIBLE PROPELLANT CHARGE; WEAPONS NOT OTHERWISE PROVIDED FOR | 1 |
| G06F: | ELECTRIC DIGITAL DATA PROCESSING | 10 |
| G06N: | COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS | 4 |
Patents / Publication
| Patents / Publication # | Year of Publication / Issued | Title | Citations |
|---|---|---|---|
| 2025/0103,546 | 2025 | CACHE STRUCTURE AND UTILIZATION | 0 |
| 2024/0411,717 | 2024 | CACHE STRUCTURE AND UTILIZATION | 0 |
| 12153541 | 2024 | Cache structure and utilization | 0 |
| 12066975 | 2024 | Cache structure and utilization | 0 |
| 2024/0086,357 | 2024 | SYSTEMS AND METHODS FOR UPDATING MEMORY SIDE CACHES IN A MULTI-GPU CONFIGURATION | 0 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.