Jagdeep Bal
Inventor
Stats
- 11 US patents issued
- 14 US Applications filed
- most recent filing
This is official USPTO record data
Details
- 11 US Patents Issued
- 14 US Applications Filed
- 125 Total Citation Count
- Mar 25, 2019 Most Recent Filing
- Aug 27, 1996 Earliest Filing
Work History
| Patent Owner | Applications Filed | Year |
|---|---|---|
| INTEGRATED DEVICE TECHNOLOGY, INC. | 2
1 1 1 1 3 2 | 1996
2008 2009 2013 2014 2015 2016 |
Inventor Addresses
| Address | Duration |
|---|---|
| San Jose, CA | Dec 30, 97 - Jun 09, 98 |
| Saratoga, CA, US | Aug 31, 10 - Jun 16, 20 |
Technology Profile
| Technology | Matters | |
|---|---|---|
| G04F: | TIME-INTERVAL MEASURING | 1 |
| G06F: | ELECTRIC DIGITAL DATA PROCESSING | 2 |
| H03B: | GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS | 3 |
Patents / Publication
| Patents / Publication # | Year of Publication / Issued | Title | Citations |
|---|---|---|---|
| 10687293 | 2020 | Wirelessly synchronized clock networks | 0 |
| 2019/0223,128 | 2019 | WIRELESSLY SYNCHRONIZED CLOCK NETWORKS | 0 |
| 10261539 | 2019 | Separate clock synchronous architecture | 1 |
| 10264542 | 2019 | Wirelessly synchronized clock networks | 0 |
| 2018/0288,718 | 2018 | WIRELESSLY SYNCHRONIZED CLOCK NETWORKS | 4 |
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level.
>
Upgrade to our Level for up to -1 portfolios!.