STMICROELECTRONICS, INC.

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
  
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 66371
 
  
 
G06F ELECTRIC DIGITAL DATA PROCESSING 208255
 
  
 
G11C STATIC STORES 9873
 
  
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 88197
 
  
 
H03K PULSE TECHNIQUE 7762
 
  
 
G11B INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER 7075
 
  
 
H04N PICTORIAL COMMUNICATION, e.g. TELEVISION 67175
 
  
 
H04W WIRELESS COMMUNICATION NETWORKS 58130
 
  
 
G06K RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS 51147
 
  
 
H04B TRANSMISSION 48162

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2017/0356,981 ADAPTIVE LASER POWER AND RANGING LIMIT FOR TIME OF FLIGHT SENSORMay 25, 17Dec 14, 17[G01S]
2017/0351,336 TIME OF FLIGHT BASED GESTURE CONTROL DEVICES, SYSTEMS AND METHODSJun 07, 17Dec 07, 17[H04N, G06F, H04W]
2017/0353,649 TIME OF FLIGHT RANGING FOR FLASH CONTROL IN IMAGE CAPTURE DEVICESJun 07, 17Dec 07, 17[H04N, G01S]
2017/0263,495 CO-MANUFACTURING METHOD OF ZONES WITH DIFFERENT UNIAXIAL STRESSESMar 13, 17Sep 14, 17[H01L]
2017/0250,198 METHOD FOR MANUFACTURING A TRANSISTOR HAVING A SHARP JUNCTION BY FORMING RAISED SOURCE-DRAIN REGIONS BEFORE FORMING GATE REGIONS AND CORRESPONDING TRANSISTOR PRODUCED BY SAID METHODMay 17, 17Aug 31, 17[H01L]
2017/0236,722 FIN FORMATION FOR SEMICONDUCTOR DEVICEFeb 12, 16Aug 17, 17[H01L]
2017/0195,213 MULTIPATH SWITCHING USING PER-HOP VIRTUAL LOCAL AREA NETWORK CLASSIFICATIONDec 30, 15Jul 06, 17[H04L]
2017/0162,711 STRUCTURE AND PROCESS FOR OVERTURNED THIN FILM DEVICE WITH SELF-ALIGNED GATE AND S/D CONTACTSSep 08, 16Jun 08, 17[H01L]
2017/0154,900 INTEGRATED TENSILE STRAINED SILICON NFET AND COMPRESSIVE STRAINED SILICON-GERMANIUM PFET IMPLEMENTED IN FINFET TECHNOLOGYFeb 14, 17Jun 01, 17[H01L]
2017/0104,082 FORMING REPLACEMENT LOW-K SPACER IN TIGHT PITCH FIN FIELD EFFECT TRANSISTORSOct 09, 15Apr 13, 17[H01L]

View all Publication..

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9919334 Microfluidic system with single drive signal for multiple nozzlesDec 18, 15Mar 20, 18[B05B, B41J, H05K]
9921239 Offset cancellation device for micro-electromechanical systemNov 20, 14Mar 20, 18[H03K, G01P, G01C, H03F]
9922883 Method for making strained semiconductor device and related methodsJun 13, 16Mar 20, 18[H01L]
9922993 Transistor with self-aligned source and drain contacts and method of making sameOct 13, 16Mar 20, 18[H01L]
9917020 Methods for fabricating an integrated circuit having vertically overlapping short and long channel FinFETsAug 16, 16Mar 13, 18[H01L]
9917040 Stress relieved thermal base for integrated circuit packagingDec 12, 16Mar 13, 18[H01L]
9917194 Self-aligned silicon germanium FinFET with relaxed channel regionNov 30, 16Mar 13, 18[H01L]
9917195 High doped III-V source/drain junctions for field effect transistorsJul 29, 15Mar 13, 18[H01L]
9905478 Co-integration of tensile silicon and compressive silicon germaniumMar 27, 17Feb 27, 18[H01L]
9905511 Modular fuses and antifuses for integrated circuitsNov 10, 15Feb 27, 18[H01L, H03H, H01F]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2017/0288,040 METHOD OF FORMING SIGE CHANNEL FORMATION REGIONAbandonedApr 01, 16Oct 05, 17[H01L]
2016/0260,741 SEMICONDUCTOR DEVICES HAVING FINS, AND METHODS OF FORMING SEMICONDUCTOR DEVICES HAVING FINSAbandonedMay 16, 16Sep 08, 16[H01L]
2016/0179,137 DUAL ACCELEROMETER DETECTOR FOR CLAMSHELL DEVICESAbandonedMar 01, 16Jun 23, 16[G06F]
2016/0112,598 APPARATUS FOR FORMING DIGITAL IMAGESAbandonedDec 29, 15Apr 21, 16[H04N]
2016/0093,739 FINFET SEMICONDUCTOR DEVICE WITH ISOLATED CHANNEL REGIONSAbandonedDec 09, 15Mar 31, 16[H01L]
2015/0380,258 METHOD FOR CONTROLLING HEIGHT OF A FIN STRUCTUREAbandonedJun 25, 14Dec 31, 15[H01L]
2015/0372,107 SEMICONDUCTOR DEVICES HAVING FINS, AND METHODS OF FORMING SEMICONDUCTOR DEVICES HAVING FINSAbandonedJun 18, 14Dec 24, 15[H01L]
2015/0221,547 HARDMASK FACETING FOR ENHANCING METAL FILL IN TRENCHESAbandonedFeb 04, 14Aug 06, 15[H01L]
2015/0194,496 CONTACT RESISTANCE REDUCTION IN FINFETSAbandonedMar 16, 15Jul 09, 15[H01L]
2015/0187,881 CONTACT RESISTANCE REDUCTION IN FINFETSAbandonedMar 16, 15Jul 02, 15[H01L]
2015/0179,477 PACKAGED IC DEVICES AND ASSOCIATED IC DEVICE PACKAGING METHODSAbandonedDec 23, 13Jun 25, 15[H01L]
2015/0162,277 ADVANCED INTERCONNECT WITH AIR GAPAbandonedDec 05, 13Jun 11, 15[H01L]
2015/0155,176 SIDEWALL HEIGHT NONUNIFORMITY REDUCTION FOR SIDEWALL IMAGE TRANSFER PROCESSESAbandonedDec 03, 13Jun 04, 15[H01L]
2015/0102,410 SEMICONDUCTOR DEVICE INCLUDING STRESS LAYER ADJACENT CHANNEL AND RELATED METHODSAbandonedOct 10, 13Apr 16, 15[H01L]
2015/0093,861 METHOD FOR THE FORMATION OF CMOS TRANSISTORSAbandonedOct 01, 13Apr 02, 15[H01L]
2015/0076,675 LEADFRAME PACKAGE WITH WETTABLE SIDES AND METHOD OF MANUFACTURING SAMEAbandonedSep 16, 13Mar 19, 15[H01L]
2015/0076,695 SELECTIVE PASSIVATION OF VIASAbandonedSep 16, 13Mar 19, 15[H01L]
2015/0076,707 INTEGRATED CIRCUIT VIA STRUCTURE AND METHOD OF FABRICATIONAbandonedSep 18, 13Mar 19, 15[H01L]
2015/0008,488 UNIFORM HEIGHT REPLACEMENT METAL GATEAbandonedJul 02, 13Jan 08, 15[H01L]
2015/0001,735 MULTIPATTERNING VIA SHRINK METHOD USING ALD SPACERAbandonedJun 30, 14Jan 01, 15[H01L]

View all patents..

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.