SOITEC
Patent Owner
Stats
- 597 US PATENTS IN FORCE
- 24 US APPLICATIONS PENDING
- Mar 20, 2018 most recent publication
Details
- 597 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 13,755 Total Citation Count
- May 31, 1994 Earliest Filing
- 151 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Intl Class
Technology
Matters
Rank in Class
Top Patents (by citation)
Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
Publication #
Title
Filing Date
Pub Date
Intl Class
2018/0024,186 METHOD, DEVICE AND SYSTEM FOR MEASURING AN ELECTRICAL CHARACTERISTIC OF A SUBSTRATEJan 19, 16Jan 25, 18[G01R]
2017/0210,617 METHODS OF FABRICATING SEMICONDUCTOR STRUCTURES INCLUDING CAVITIES FILLED WITH A SACRIFICAL MATERIALJun 11, 14Jul 27, 17[B81C, B81B]
2015/0292,088 DEPOSITION SYSTEMS HAVING INTERCHANGEABLE GAS INJECTORS AND RELATED METHODSNov 20, 13Oct 15, 15[C23C, H01L, B23P]
2015/0243,549 PSEUDO-SUBSTRATE WITH IMPROVED EFFICIENCY OF USAGE OF SINGLE CRYSTAL MATERIALSep 06, 13Aug 27, 15[H01L, C30B, B32B]
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
9911641 Process for manufacturing a semiconductor substrate, and semiconductor substrate obtainedJan 14, 13Mar 06, 18[H01L]
Expired/Abandoned/Withdrawn Patents
Patent #
Title
Status
Filing Date
Issue/Pub Date
Intl Class
2014/0284,768 SEMICONDUCTOR ON INSULATOR STRUCTURE WITH IMPROVED ELECTRICAL CHARACTERISTICSAbandonedNov 13, 12Sep 25, 14[H01L]
2014/0225,182 SUBSTRATE HAVING A CHARGED ZONE IN AN INSULATING BURIED LAYERAbandonedApr 15, 14Aug 14, 14[H01L]
2014/0027,714 QUANTUM WELL THERMOELECTRIC COMPONENT FOR USE IN A THERMOELECTRIC DEVICEAbandonedApr 04, 12Jan 30, 14[H01L]
8575001 Methods for directly bonding together semiconductor structures, and bonded semiconductor structures formed using such methodsWithdrawnDec 16, 10Nov 05, 13[H01L]
2013/0160,702 METHODS OF GROWING III-V SEMICONDUCTOR MATERIALS, AND RELATED SYSTEMSAbandonedDec 23, 11Jun 27, 13[C30B]
2013/0160,802 PROCESSES AND SYSTEMS FOR REDUCING UNDESIRED DEPOSITS WITHIN A REACTION CHAMBER ASSOCIATED WITH A SEMICONDUCTOR DEPOSITION SYSTEMAbandonedDec 19, 12Jun 27, 13[B08B]
2013/0105,932 METHOD FOR MOLECULAR ADHESION BONDING AT LOW PRESSUREAbandonedDec 18, 12May 02, 13[H01L]
2013/0093,033 THREE DIMENSIONAL STRUCTURES HAVING IMPROVED ALIGNMENTS BETWEEN LAYERS OF MICROCOMPONENTSAbandonedAug 01, 11Apr 18, 13[H01L]
8420548 Method for treating germanium surfaces and solutions to be employed thereinExpiredNov 05, 08Apr 16, 13[H01L]
2013/0047,918 DEPOSITION SYSTEMS INCLUDING A PRECURSOR GAS FURNACE WITHIN A REACTION CHAMBER, AND RELATED METHODSAbandonedAug 22, 12Feb 28, 13[C30B]
2013/0052,806 DEPOSITION SYSTEMS HAVING ACCESS GATES AT DESIRABLE LOCATIONS, AND RELATED METHODSAbandonedAug 22, 12Feb 28, 13[C23C, H01L, B23P]
2013/0045,584 METHOD OF ELIMINATING FRAGMENTS OF MATERIAL PRESENT ON THE SURFACE OF A MULTILAYER STRUCTUREAbandonedFeb 07, 11Feb 21, 13[H01L, B08B]
2013/0029,183 CARBON BLACK COMPOSITION AND USAGE THEREOFAbandonedJul 27, 12Jan 31, 13[C09D, G11B, C08L, C08K]
2013/0012,024 STRUCTURE FOR MICROELECTRONICS AND MICROSYSTEM AND MANUFACTURING PROCESSAbandonedSep 14, 12Jan 10, 13[H01L]
2012/0298,710 SUBSTRATE-SPLITTING DEVICE WITH DETECTION OF OBSTACLESAbandonedMay 18, 12Nov 29, 12[B25J, B26F]
Top Inventors for This Owner
Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.