SCHILTRON CORPORATION

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
  
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 6356
 
  
 
G11C STATIC STORES 2149

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2017/0278,858 MONOLITHIC 3-D DYNAMIC MEMORY AND METHODMar 21, 17Sep 28, 17[H01L, G11C]

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
7777268 Dual-gate deviceOct 10, 06Aug 17, 10[H01L]
7777269 Dual-gate deviceJun 19, 08Aug 17, 10[H01L]
7638836 Nonvolatile memory with backplateMay 15, 07Dec 29, 09[H01L]
7612411 Dual-gate device and methodAug 03, 05Nov 03, 09[H01L]
7339821 Dual-gate nonvolatile memory and method of program inhibitionDec 14, 05Mar 04, 08[G11C]

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2016/0099,355 NON-VOLATILE MEMORY DEVICES WITH THIN-FILM AND MONO-CRYSTALLINE SILICON TRANSISTORSAbandonedMay 06, 15Apr 07, 16[H01L]
2010/0140,679 STACKED DUAL-GATE NMOS DEVICES WITH ANTIMONY SOURCE-DRAIN REGIONS AND METHODS FOR MANUFACTURING THEREOFAbandonedDec 05, 08Jun 10, 10[H01L]
2009/0090,913 DUAL-GATE MEMORY DEVICE WITH CHANNEL CRYSTALLIZATION FOR MULTIPLE LEVELS PER CELL (MLC)AbandonedOct 03, 07Apr 09, 09[H01L]
2009/0087,973 RETENTION IMPROVEMENT IN DUAL-GATE MEMORYAbandonedSep 29, 08Apr 02, 09[H01L]
2009/0080,258 ERASE METHOD IN THIN FILM NONVOLATILE MEMORYAbandonedSep 16, 08Mar 26, 09[G11C]
2009/0067,246 Methods to Prevent Program Disturb in Nonvolatile MemoryAbandonedSep 10, 08Mar 12, 09[G11C]
2008/0283,901 NONVOLATILE MEMORY WITH MULTIPLE BITS PER CELLAbandonedMay 15, 07Nov 20, 08[H01L, G11C]
2008/0283,921 DUAL-GATE NMOS DEVICES WITH ANTIMONY SOURCE-DRAIN REGIONS AND METHODS FOR MANUFACTURING THEREOFAbandonedMay 15, 07Nov 20, 08[H01L]
2008/0083,943 DUAL-GATE MEMORY DEVICE AND OPTIMIZATION OF ELECTRICAL INTERACTION BETWEEN FRONT AND BACK GATES TO ENABLE SCALINGAbandonedMay 15, 07Apr 10, 08[H01L, G11C]

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.