CYPRESS SEMICONDUCTOR CORPORATION
Patent Owner
Stats
- 1,978 US PATENTS IN FORCE
- 53 US APPLICATIONS PENDING
- Mar 20, 2018 most recent publication
Details
- 1,978 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 48,257 Total Citation Count
- Nov 27, 1984 Earliest Filing
- 455 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Intl Class
Technology
Matters
Rank in Class
Top Patents (by citation)
Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
Publication #
Title
Filing Date
Pub Date
Intl Class
2017/0286,344 Dynamically Reconfigurable Analog Routing and Multiplexing Architecture on a System on a ChipMar 20, 17Oct 05, 17[G06F]
2017/0287,366 SYSTEMS AND METHODS FOR DOWNLOADING CODE AND DATA INTO A SECURE NON-VOLATILE MEMORYApr 13, 17Oct 05, 17[H04L, G09C, G06F]
2017/0278,853 INTEGRATION OF A MEMORY TRANSISTOR INTO HIGH-K, METAL GATE CMOS PROCESS FLOWMar 15, 17Sep 28, 17[H01L]
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
9922833 Charge trapping split gate embedded flash memory and associated methodsDec 16, 15Mar 20, 18[H01L]
9923572 Delta modulator receive channel for capacitance measurement circuitsMar 31, 16Mar 20, 18[H03M, H03F, G01R]
9910077 Detect and differentiate touches from different size conductive objects on a capacitive buttonJul 26, 17Mar 06, 18[G06F, G01R]
9910544 Uniformity correction method for low cost and non-rectangular touch sensor matricesSep 20, 17Mar 06, 18[G06F]
9910823 Stack processor using a ferroelectric random access memory (F-RAM) having an instruction set optimized to minimize memory fetchMay 09, 12Mar 06, 18[G06F]
9911613 Method of fabricating a charge-trapping gate stack using a CMOS process flowOct 26, 16Mar 06, 18[H01L]
Expired/Abandoned/Withdrawn Patents
Patent #
Title
Status
Filing Date
Issue/Pub Date
Intl Class
2015/0255,480 Method to Improve Charge Trap Flash Memory Top Oxide QualityAbandonedMay 06, 14Sep 10, 15[H01L]
2015/0206,893 DAMASCENE OXYGEN BARRIER AND HYDROGEN BARRIER FOR FERROELECTRIC RANDOM-ACCESS MEMORYAbandonedSep 23, 14Jul 23, 15[H01L]
2015/0162,226 Forming Charge Trap Separation in a Flash Memory Semiconductor DeviceAbandonedFeb 19, 15Jun 11, 15[H01L]
2015/0155,162 Reduction of Charging Induced Damage in Photolithography Wet ProcessAbandonedDec 03, 13Jun 04, 15[H01L]
2015/0091,138 Die Seal Layout for VFTL Dual Damascene in a Semiconductor DeviceAbandonedDec 10, 14Apr 02, 15[H01L]
2015/0035,044 Method to Improve Charge Trap Flash Memory Core Cell Performance and ReliabilityAbandonedSep 15, 14Feb 05, 15[H01L]
2015/0003,182 MEMORY DEVICES AND METHODS FOR HIGH RANDOM TRANSACTION RATEAbandonedSep 15, 14Jan 01, 15[G11C]
2014/0293,717 MEMORY DEVICES AND METHODS FOR HIGH RANDOM TRANSACTION RATEAbandonedJan 14, 14Oct 02, 14[G11C]
2014/0210,012 Manufacturing of FET Devices Having Lightly Doped Drain and Source RegionsAbandonedJan 31, 13Jul 31, 14[H01L]
2014/0167,136 Charge Trapping Device with Improved Select Gate to Memory Gate IsoloationAbandonedDec 14, 12Jun 19, 14[H01L]
2014/0167,141 Charge Trapping Split Gate Embedded Flash Memory and Associated MethodsAbandonedDec 14, 12Jun 19, 14[H01L]
Top Inventors for This Owner
Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.