ARTEMIS ACQUISITION LLC

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
 
 
G11C STATIC STORES 12139
 
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 4443
 
 
 
G05F SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES 199
 
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 1361

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

  • No Recent Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9483108 Ultra-deep power-down mode for memory devicesApr 28, 15Nov 01, 16[G06F, G11C]
9037890 Ultra-deep power-down mode for memory devicesJul 26, 12May 19, 15[G06F, G11C]
8952493 Memory cell device and method of manufactureMar 15, 13Feb 10, 15[H01L, G11C]
8208315 Method and system to access memoryMar 21, 11Jun 26, 12[G11C]
7929356 Method and system to access memorySep 05, 08Apr 19, 11[G11C]
7769909 Device and method for access time reduction by speculatively decoding non-memory read commands on a serial interfaceDec 04, 06Aug 03, 10[G06F]
7551498 Implementation of column redundancy for a flash memory with a high write parallelismDec 15, 06Jun 23, 09[G11C]
7457167 Method for preventing over-erasing of unused column redundant memory cells in a flash memory having single-transistor memory cellsOct 26, 06Nov 25, 08[G11C]
7397699 Channel discharging after erasing flash memory devicesJul 27, 05Jul 08, 08[G11C]
7032039 Method for identification of SPI compatible serial memory devicesOct 30, 02Apr 18, 06[G06F]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
7522455 Method and system for reducing soft-writing in a multi-level flash memoryExpiredJun 02, 05Apr 21, 09[G11C]
7296196 Redundant column read in a memory arrayExpiredMay 17, 05Nov 13, 07[G11C]
7196952 Column/sector redundancy CAM fast programming scheme using regular memory core array in multi-plane flash memory deviceExpiredDec 07, 05Mar 27, 07[G11C]
7143257 Method and apparatus of a smart decoding scheme for fast synchronous read in a memory systemExpiredOct 14, 03Nov 28, 06[G06F]
7099226 Functional register decoding system for multiple plane operationExpiredOct 14, 03Aug 29, 06[G11C]
7064529 Dual stage voltage regulation circuitExpiredSep 17, 03Jun 20, 06[G05F]
6618297 Method of establishing reference levels for sensing multilevel memory cell statesExpiredAug 02, 02Sep 09, 03[G11C]
6411549 Reference cell for high speed sensing in non-volatile memoriesExpiredJun 21, 00Jun 25, 02[G11C]

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.