ADVANCED MICRO DEVICES, INC.

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology MATTERS Rank in Class
 
 
G06F ELECTRIC DIGITAL DATA PROCESSING 1885 36
 
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 1576 28
 
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 229 107
 
 
G11C STATIC STORES 149 57
 
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 120 61
 
 
H03K PULSE TECHNIQUE 111 48
 
 
G06T IMAGE DATA PROCESSING OR GENERATION, IN GENERAL 93 56
 
 
G03F PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR 67 52
 
 
H04N PICTORIAL COMMUNICATION, e.g. TELEVISION 56 184
 
 
H05K PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS 52 99
  • No Technologies to Display

Top Patents (by citation)

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2018/0032,443 Controlling Access to Pages in a Memory in a Computing Device Jul 29, 16 Feb 01, 18 [G06F]
2018/0032,447 Controlling Access to Pages in a Memory in a Computing Device Jan 27, 17 Feb 01, 18 [G06F]
2018/0032,477 HIGH PERFORMANCE INPLACE TRANSPOSE OPERATIONS Jul 26, 16 Feb 01, 18 [G06F]
2018/0033,184 PRIMITIVE CULLING USING AUTOMATICALLY COMPILED COMPUTE SHADERS Jul 27, 16 Feb 01, 18 [G06T]
2018/0024,837 CONTROLLING THE OPERATING SPEED OF STAGES OF AN ASYNCHRONOUS PIPELINE Jul 21, 16 Jan 25, 18 [G06F]
2018/0024,931 SELECTING CACHE TRANSFER POLICY FOR PREFETCHED DATA BASED ON CACHE TEST REGIONS Jul 20, 16 Jan 25, 18 [G06F]
2018/0024,934 SCHEDULING INDEPENDENT AND DEPENDENT OPERATIONS FOR PROCESSING Jul 19, 16 Jan 25, 18 [G06F]
2018/0024,935 Data Block Sizing for Channels in a Multi-Channel High-Bandwidth Memory Jul 21, 16 Jan 25, 18 [G06F]
2018/0024,938 ALLOCATING PHYSICAL PAGES TO SPARSE DATA SETS IN VIRTUAL MEMORY WITHOUT PAGE FAULTING Jul 21, 16 Jan 25, 18 [G06F]
2018/0017,988 MANAGING FREQUENCY CHANGES OF CLOCK SIGNALS ACROSS DIFFERENT CLOCK DOMAINS Jul 13, 16 Jan 18, 18 [G06F]
2018/0018,009 Clock Adjustment For Voltage Droop Jul 12, 16 Jan 18, 18 [G06F]
2018/0018,104 DYNAMIC WRITE LATENCY FOR MEMORY CONTROLLER USING DATA PATTERN EXTRACTION Jul 15, 16 Jan 18, 18 [G11C, G06F]
2018/0018,105 MEMORY CONTROLLER WITH VIRTUAL CONTROLLER MODE Aug 31, 16 Jan 18, 18 [G11C, G06F]
2018/0018,133 MEMORY CONTROLLER ARBITER WITH STREAK AND READ/WRITE TRANSACTION MANAGEMENT Sep 22, 16 Jan 18, 18 [G06F]
2018/0018,221 DDR MEMORY ERROR RECOVERY Dec 09, 16 Jan 18, 18 [G06F]
2018/0018,242 METHOD AND APPARATUS FOR PROVIDING DISTRIBUTED CHECKPOINTING Jul 12, 16 Jan 18, 18 [G06F]
2018/0018,264 SYSTEM AND METHOD FOR IDENTIFYING PENDENCY OF A MEMORY ACCESS REQUEST AT A CACHE ENTRY Jul 15, 16 Jan 18, 18 [G06F]
2018/0018,266 STRIDE PREFETCHER FOR INCONSISTENT STRIDES Jul 18, 16 Jan 18, 18 [G06F]
2018/0018,271 SYSTEM AND METHOD FOR STORING CACHE LOCATION INFORMATION FOR CACHE ENTRY TRANSFER Jul 14, 16 Jan 18, 18 [G06F]
2018/0018,291 COMMAND ARBITRATION FOR HIGH SPEED MEMORY INTERFACES Jul 15, 16 Jan 18, 18 [G06F]
2018/0018,419 INTEGRATED CIRCUIT IMPLEMENTING STANDARD CELLS WITH METAL LAYER SEGMENTS EXTENDING OUT OF CELL BOUNDARY Jul 12, 16 Jan 18, 18 [G06F, H01L]
2018/0019,006 MEMORY CONTROLLER WITH FLEXIBLE ADDRESS DECODING Jul 15, 16 Jan 18, 18 [G11C]
2018/0011,798 MEMORY HEAPS IN A MEMORY MODEL FOR A UNIFIED COMPUTING SYSTEM Sep 05, 17 Jan 11, 18 [G06F]

View all publication…

  • No Publications to Display

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9880848 Processor support for hardware transactional memory Jun 11, 10 Jan 30, 18 [G06F]
9875195 Data distribution among multiple managed memories Aug 14, 14 Jan 23, 18 [G06F]
9870220 Memory flash apparatus and method for providing device upgrades over a standard interface Dec 05, 08 Jan 16, 18 [G06F]
9870318 Technique to improve performance of memory copies and stores Jul 23, 14 Jan 16, 18 [G06F]
9870473 System and method for security processor control over CPU power states Oct 31, 14 Jan 16, 18 [H04L, G06F]
9864681 Dynamic multithreaded cache allocation Dec 01, 16 Jan 09, 18 [G06F]
9864700 Method and apparatus for power reduction in a multi-threaded mode Aug 17, 16 Jan 09, 18 [H04L, G11C, G06F]
9866785 Automatic reduction of video display device power consumption Aug 15, 07 Jan 09, 18 [H04N]
9867282 Circuit board with corner hollows Aug 05, 14 Jan 09, 18 [H01L, H05K]
9858235 Emulated legacy bus operation over a bit-serial bus Nov 15, 12 Jan 02, 18 [G06F]

View all Patent…

  • No Patents to Display

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
2016/0378,168 DYNAMIC POWER MANAGEMENT OPTIMIZATION ABAN Jun 26, 15 Dec 29, 16 [G06F]
2016/0371,197 MEMORY HEAPS IN A MEMORY MODEL FOR A UNIFIED COMPUTING SYSTEM ABAN Sep 01, 16 Dec 22, 16 [G06F]
2016/0347,498 REINFORCED TRAY STACK CONTAINER ABAN May 29, 15 Dec 01, 16 [B65D]
2016/0338,230 CONTROL OF THERMAL ENERGY TRANSFER FOR PHASE CHANGE MATERIAL IN DATA CENTER ABAN May 12, 15 Nov 17, 16 [H05K]
2016/0224,397 EXPLOITING LIMITED CONTEXT STREAMS ABAN Jan 30, 15 Aug 04, 16 [G11C, G06F]
2016/0197,729 LOCATION AWARE CRYPTOGRAPHY ABAN Jan 05, 15 Jul 07, 16 [H04L, G06F]
2016/0180,487 LOAD BALANCING AT A GRAPHICS PROCESSING UNIT ABAN Dec 19, 14 Jun 23, 16 [G06T]
2016/0117,247 COHERENCY PROBE RESPONSE ACCUMULATION ABAN Oct 24, 14 Apr 28, 16 [G06F]
2016/0099,677 CRYSTAL OSCILLATOR CIRCUIT WITH REDUCED STARTUP TIME ABAN Oct 06, 14 Apr 07, 16 [H03B]
2016/0077,545 POWER AND PERFORMANCE MANAGEMENT OF ASYNCHRONOUS TIMING DOMAINS IN A PROCESSING DEVICE ABAN Sep 17, 14 Mar 17, 16 [G06F]
2016/0077,565 FREQUENCY CONFIGURATION OF ASYNCHRONOUS TIMING DOMAINS UNDER POWER CONSTRAINTS ABAN Sep 17, 14 Mar 17, 16 [G06F]
2016/0077,575 INTERFACE TO EXPOSE INTERRUPT TIMES TO HARDWARE ABAN Sep 17, 14 Mar 17, 16 [G06F]
2016/0077,981 Method and Apparatus for Efficient User-Level IO in a Virtualized System ABAN Sep 12, 14 Mar 17, 16 [G06F]
2016/0062,911 ROUTING DIRECT MEMORY ACCESS REQUESTS IN A VIRTUALIZED COMPUTING ENVIRONMENT ABAN Aug 27, 14 Mar 03, 16 [G06F]
2016/0055,100 SYSTEM AND METHOD FOR REVERSE INCLUSION IN MULTILEVEL CACHE HIERARCHY ABAN Aug 19, 14 Feb 25, 16 [G06F]
2016/0041,914 Cache Bypassing Policy Based on Prefetch Streams ABAN Aug 05, 14 Feb 11, 16 [G06F]
2016/0034,023 DYNAMIC CACHE PREFETCHING BASED ON POWER GATING AND PREFETCHING POLICIES ABAN Jul 31, 14 Feb 04, 16 [G06F]
2016/0034,304 DEPENDENCE TRACKING BY SKIPPING IN USER MODE QUEUES ABAN Jul 29, 14 Feb 04, 16 [G06F]
2015/0363,116 MEMORY CONTROLLER POWER MANAGEMENT BASED ON LATENCY ABAN Jun 12, 14 Dec 17, 15 [G06F]
2015/0341,032 LOCALLY ASYNCHRONOUS LOGIC CIRCUIT AND METHOD THEREFOR ABAN May 23, 14 Nov 26, 15 [H03K]

View all Patent…

  • No Patents to Display

Top Inventors for This Owner

We are sorry but your current selection exceeds the maximum number of watches () for this membership level. Upgrade to our Level for up to watches!

Owner Watch
ADVANCED MICRO DEVICES, INC.
CANCEL
UPGRADE MEMBERSHIP CANCEL

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to comparisons!

UPGRADE MEMBERSHIP CANCEL

We are sorry but your current selection exceeds the maximum number of portfolios () for this membership level. Upgrade to our Level for up to portfolios!

UPGRADE MEMBERSHIP CANCEL

We are sorry but your current selection exceeds the maximum number of patents allowed in portfolios () for this membership level. Upgrade to our Level for up to patents!

UPGRADE MEMBERSHIP CANCEL